 |
|
256 KB Flash
|
|
|
|
12 KB SRAM
|
|
|
|
8 KB boot ROM
|
|
|
|
Four CPU operation modes (Deep Slow, Slow, Fast, PLL)Three low-power modes (Idle, Wake, Standby)
|
|
|
|
RTC delivering hours, minutes, seconds
|
|
|
|
Polling/Flash timer output
|
|
|
|
PLL circuitry delivering up to 50 MHz
|
|
|
|
4- to 5-MHz oscillator
|
|
|
|
EMI reduction module (ERM)
|
|
|
|
Digital watchdog
|
|
|
|
Central clock divider
|
|
|
|
Interrupt controller with 40 inputs and 16 priority levels
|
|
|
|
Six port interrupts
|
|
|
|
Regulator input supervision for reset/alarm (alarm comparator)Clock and supply supervision16-channel 10-bit ADC
|
|
|
|
Two comparators
|
|
|
|
ADC reference (1 internal , 3 external)
|
|
|
|
48×4 LCD module
|
|
|
|
Three DMA channels
|
|
|
|
Two UARTs, two SPIs
|
|
|
|
DigitBus master module
|
|
|
|
Two CAN modules with 512 Bytes each of object RAM according to Bosch specification V2.0B (32 message objects)
|
|
|
|
Two I2C master modules
|
|
|
|
Seven stepper motor drivers
|
|
|
|
Six PWM modules (configurable as 2×8 bit or 1×16 bit)
|
|
|
|
Pulse frequency modulator
|
|
|
|
Sound generator with auto decay
|
|
|
|
Two SW-selectable clock outputs
|
|
|
|
16 bit free-running counter with six capture/compare modules
|
|
|
|
Patch module (up to 10 cells)
|
|
|
|
Device lock module (DLM) inhibiting Flash access
|
|
|
|
1×16-bit timer and 4×8-bit timer
|
|
|
|
JTAG interface
|
|
|
|
-40 to +105 °C case temperature range
|
|
|
|
Single 3.5 V to 5.5 V supply voltage (limited I/O performance below 4.5 V)
|
|
|
|
Up to 102 GPIOs
|
|
|
|
128-pin PQFP package, 0.5 mm pin pitch
|
|
