print service
On This Page
Short description
Block diagram
Features
Short description

The DDP 3315C is a mixed-signal single-chip digital display and deflection processor, designed for high-quality backend applications in double scan and HDTV TV sets with 4:3 or 16:9 picture tubes. The interfaces qualify the IC to be combined with state of the art digital scan rate converters, as well as analog HDTV sources. The DDP 3315C contains the entire digital video component, deflection processing, and all analog interfaces to display the picture on a CRT.

top
Block diagram

System Architecture

The input interface accepts digital ITU-R 601 and ITU-R 656 signals. The horizontal scaler is used for scan rate conversion and for nonlinear aspect ratio conversion.

Luma and chroma are processed separately. The luminance contrast ratio can be extended with a dynamic black level expander. The frequency characteristic is improved by a transient improvement (LTI) and an adaptive dynamic peaking circuit. The chroma signal is enhanced by transient improvement (CTI) to avoid wrong colors.

Digital white-drive control adjusts the white balance and limits the beam current. A non-linear color space enhancer (NCE) for RGB allows any amplitude characteristic. A scan velocity modulation (SVM) signal is calculated via a differentiated luma signal.

East/west parabola can be adjusted even for real flat CRTs. Picture content depending EHT distortions are compensated.

Two fastblank (FBL) controlled analog video signals can be inserted into main RGB.

Block diagram of the DDP 3315C
top
Features

Video Processing

-
Linear horizontal scaling (0.25…4), as well as nonlinear horizontal scaling “Panoramavision”
-
Dynamic black level expander
-
Luma sharpness enhancement by dynamic peaking and luma transient improvement (LTI)
-
Color transient improvement (CTI)Programmable RGB matrix
-
Black stretch, blue stretch, gamma correction via programmable Non-linear Colorspace Enhancer (NCE) on RGB
-
Two analog double scan inputs with fast blank (one RGB and one RGB/YCrCb/YPrPb )
-
Histogram calculation

Deflection Processing

-
Scan velocity modulation output
-
Digital EHT compensation for vertical / east-west
-
Soft start/stop of horizontal-drive
-
Vertical angle and bow correction
-
Differential vertical outputs
-
Vertical zoom via deflection adjustment
-
Horizontal and vertical protection circuit
-
Horizontal frequency for VGA/SVGA/1080i
-
Black switch off procedure
-
Supports horizontal and vertical dynamic focus

Miscellaneous

-
Selectable ITU-R 601 4:1:1 / 4:2:2 VCrCb input at 27/32 Mhz or double scan ITU-R 656 input at 54 Mhz linelocked clock
-
Crystal oscillator for horizontal safety
-
Picture frame generator
-
Hardware for simple 50/60 Hz to 100/120 Hz conversion (display frequency doubling)
-
PQFP80 package, 5 V analog and 3.3 V digital supply
top
Search
Consumer Products
Overview
Products by Function
Products by Application
Product Search
Package Catalog
Services
News
Trade Shows
Sales Offices / Distributors
My Account
Copyright © 2008 Micronas, All rights reserved | | Terms of Use | Privacy Policy | Imprint